• Home
  • Job
  • Cellular IP Design Engineer (m/f/d)

Cellular IP Design Engineer (m/f/d)

Apple | Linz, OÖ | AT

Welcome to the Latest Job Vacancies Site 2025 and at this time we would like to inform you of the Latest Job Vacancies from the Apple with the position of Cellular IP Design Engineer (m/f/d) - Apple which was opened this.

If this job matches your qualifications, please send your application directly through our latest Job site. Indeed, every job is not easy to apply because it must meet several qualifications and requirements that we must meet in accordance with the standard criteria of the Company who are looking for potential candidates to work. Good job information Cellular IP Design Engineer (m/f/d) - Apple below matches your qualifications. Good Luck: D

...

Summary Posted: 25. Nov 2024 Weekly Hours: 38.5 Role Number:200580761 In this role, you will be a key part of the Cellular SoC IP team in Linz, Austria. As an IP Design engineer, you are responsible for developing highly customized hardware IPs for digital signal processing and integrating IPs into SoCs. You will work closely with SoC architects, System engineers, Design verification, Silicon validation teams, STA/DFT/Power specialists, and Physical designers, to develop IPs & SoCs that meet Apple devices power, performance, and area goals. Description As a Cellular design engineer, you will be responsible for developing, integrating & verifying IP sub-components for a cellular transceiver System on Chip. You would be responsible for defining and driving the implementation, timing closure, and power optimizations in close collaboration with a multi-disciplinary group from system, digital-, analog & firmware design, to design verification, and physical design teams which will support your daily work. Your work will not be limited to design. It will cover end-to-end responsibility across the project lifecycle for the IPs developed from concept to design, verification, integration, silicon validation, and finally, in-field operation. Minimum Qualifications
  • Proficient with crafting low-power customized hardware for digital signal processing. Understanding of signal processing principles. Abstract modeling skills for synthesis and simulation using modern modeling language. (Verilog / System Verilog).
  • Hands-on experience in multiple sophisticated ASIC or FPGA designs, spanning from concept to productization.
  • Hands-on experience with digital logic design and quality checks such as Lint and CDC/RDC.
  • Proficient in using (System)Verilog, the ability to analyze RTL/Netlist designs, and outstanding debugging skills to solve technical challenges.
  • Familiar with day-to-day usage of scripting languages (e.g. TCL, Python, Perl, shell), Linux and revision control systems (e.g. Perforce), database management, and releases.
  • Passion for owning/driving design topics using well-defined metrics, a strong initiative, and ownership of responsibilities, productive, and able to meet daring deadlines.
  • Very good interpersonal skills, and ability to communicate abstract concepts to different stakeholders. Excellent problem-solving skills and the ability to find effective technical solutions between partners in RTL design, Firmware, System Engineering, Power, and Physical-Design teams.
  • English language proficiency is a requirement for this position.
Preferred Qualifications
  • Experience with on-chip communication buses & fabrics like AMBA/Wishbone and processor sub-systems would be a plus.
  • Proficiency with SystemC/C++ hardware design modeling, high-level synthesis, and logical synthesis would be desirable.
  • A masters or Ph.D. in electrical engineering, Communication Engineering, Computer Science/ Software Engineering, or equivalent.
  • Apple is an equal-opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants regardless of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or other legally protected characteristics. Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.
    • The minimum salary pursuant to the CBA amounts to EUR 64,734 gross per year for full-time employment. Actual salaries are oriented at current market salaries and take your qualifications and experience into account.
Additional Requirements Mehr

Information :

  • Company : Apple
  • Position : Cellular IP Design Engineer (m/f/d)
  • Location : Linz, OÖ
  • Country : AT

How to Submit an Application:

After reading and knowing the criteria and minimum requirements for qualifications that have been explained from the Cellular IP Design Engineer (m/f/d) job info - Apple Linz, OÖ above, thus jobseekers who feel they have not met the requirements including education, age, etc. and really feel interested in the latest job vacancies Cellular IP Design Engineer (m/f/d) job info - Apple Linz, OÖ in 2025-01-30 above, should as soon as possible complete and compile a job application file such as a job application letter, CV or curriculum vitae, FC diploma and transcripts and other supplements as described above, in order to register and take part in the admission selection for new employees in the company referred to, sent via the Next Page link below.

Next Process

Attention - In the recruitment process, legitimate companies never withdraw fees from candidates. If there are companies that attract interview fees, tests, ticket reservations, etc. it is better to avoid it because there are indications of fraud. If you see something suspicious please contact us: support@jobkos.com

Post Date : 2025-01-30 | Expired Date : 2025-03-01

Recomendations Jobs